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We use a new hydrogenated amorphous silicon~a-Si:H! device structure, the gated-four-probe
a-Si:H thin-film transistor ~TFT!, to investigate the intrinsic channel characteristics of
inverted-staggereda-Si:H TFTs without the influence of source/drain series resistances. The
experimental results have shown that, for the conventionala-Si:H TFT structure, the field-effect
mobility, threshold voltage, and field-effect channel conductance activation energy have a strong
dependence ona-Si:H thickness and TFT channel length. On the other hand, for the
gated-four-probea-Si:H TFT structure, these values area-Si:H thickness and TFT channel length
independent, clearly indicating that this newa-Si:H TFT structure can be effectively used to







































asAmong the existing hydrogenated amorphous silic
~a-Si:H! thin-film transistor~TFT! structures, then-channel
inverted-staggered TFT structure is the most popular
active-matrix liquid-crystal displays~AMLCDs! and image
sensors.1 In this n-channel inverted-staggered TFT structu
the gate electrode is separated from the source and d
electrodes by a gate insulator~amorphous silicon nitride!, an
intrinsic a-Si:H, and a phosphorus-doped (n1) a-Si:H
layer. Under a positive above-threshold gate bias, an a
mulation layer of electrons is induced to form a conduct
channel near the a-Si:H/amorphous silicon nitride
(a-SiNx :H) interface. Because of such inverted-stagge
structure, the electrical performance ofa-Si:H TFTs is deter-
mined by two factors: the intrinsic channel characterist
and parasitic series resistances. The characteristics of th
trinsic channel are mainly determined by the electronic qu
ity of a-Si:H/a-SiNx :H interface,a-Si:H bulk, and back-
channel interface. On the other hand, the properties
parasitic resistances are affected by the quality of cont
between source/drain metal and1 a-Si:H, intrinsica-Si:H
andn1 a-Si:H film thickness, and gate-to-source/drain ele
trode overlap. The existence of parasitic series resista
makes it difficult to accurately determinea-Si:H TFT intrin-
sic characteristics such as field-effect mobility (mFE) and
threshold voltage (VT) for optimized a-Si:H bulk material
and a-Si:H/a-SiNx :H interface. To study the intrinsic per
formance ofa-Si:H TFTs, the effects of source/drain seri
resistances must be excluded.
We previously reported a new structure—the gated-fo
probe~GFP! a-Si:H TFT—to accurately measure the intrin
sic characteristics ofa-Si:H TFTs.2 In the GFPa-Si:H TFT
structure, two additional narrow probes are placed betw
the source and drain electrodes of a conventional inver
a!Present address: Motorola Inc., Tempe, Arizona.
















staggereda-Si:H TFT to sense the voltage difference alo
the conducting channel. By correlating this voltage diffe
ence with the source/drain current induced by the app
gate bias, thea-Si:H TFT intrinsic channel characteristics fo
electron conduction can be measured without the influe
of source/drain series resistances. In a previous study,3 we
employed a two-dimensional device simulator to predict
electrical characteristics of the new GFPa-Si:H TFT struc-
ture. The simulation results indicated that the effect of se
resistances can be excluded in GFPa-Si:H TFTs, and deter-
mination of the intrinsic characteristics ofa-Si:H TFTs is
possible with this new structure.
In this letter, we present experimental results for conv
tional inverted-staggered and GFPa-Si:H TFTs structures,
which were fabricated at the same time on glass substr
~Corning 7059F!. A 1500 Å thick chromium~Cr! layer was
first deposited by sputtering and patterned to form the g
electrode. Following the gate electrode formation, a 3000
thick a-SiNx :H gate insulator, intrinsica-Si:H channel layer
~having thicknesses of 1500 and 3000 Å!, and 500 Å thick
n1 a-Si:H layer were deposited consecutively by plasm
enhanced chemical vapor deposition. A 2000 Å thick
layer was then deposited by sputtering and patterned
source/drain electrodes and, for GFP TFTs, two additio
narrow probes have been added. After the source/drain/p
patterning, a dry back-channel-etch process was used to
move then1 a-Si:H using the patterned source/drain ele
trodes as the mask. To insure complete removal ofn1
a-Si:H in the channel region, an over-etch process was u
to etch off approximately 200 Å of intrinsica-Si:H layer
within the channel.
An HP4156A semiconductor parameter analyzer w
used to measure the current-voltage (I –V) characteristics at
different temperatures. For thea-Si:H TFT, the gradual
channel approximation equation in the linear region,G











































2875Appl. Phys. Lett., Vol. 72, No. 22, 1 June 1998 Chiang et al.extraction, whereG is the normalized channel conductanc
Ci is the geometrical capacitance of the gate insulator,VG is
the applied gate bias, andW andL are the channel width an
length. For the GFPa-Si:H TFT structure, the device cha
acteristics can be expressed asG85I DL8/W(VB2VA)
5CimFE(VGS8 2VT), where G8 is the effective normalized
channel conductance,VA andVB are the electrical potentia
for the two inner probes,VGS8 5VGS2(VB1VA)/2 is the ef-
fective gate bias, andL85(XB2XA) is the effective channe
length. Since probes A and B only sense the electrical po
tial, VA andVB represent the true channel electrical potent
Hence, by using the GFPa-Si:H TFT structure, intrinsic
field-effect mobility and intrinsic threshold voltage can
extracted from this equation without the influence of sour
drain series resistances. The field-effect channel conduct
activation energy (EA) at different gate voltages was ob
tained from the slope of the Arrhenius ln(G) vs T21 plot, as
G'G0exp(2EA /kT), whereG0 is a constant,k is the Bolt-
zmann constant, andT is the absolute temperature.
Figure 1 shows theG2VGS andG82VGS8 characteristics
in the linear region obtained for botha-Si:H TFT and GFP
a-Si:H TFT structures havinga-Si:H layers 1500 and 3000
Å thick. By fitting the experimental data to the above equ
tions, we obtained for GFPa-Si:H TFTs the intrinsic field-
effect mobility of about 0.85 cm2/V s. An effective gate bias
VGS2VT or VGS8 2VT , was used in Fig. 1 to offset the effe
of back-interface defect states on the threshold voltage;VT is
2.5 and 6 V for TFTs with 3000 and 1500 Åa-Si:H films,
respectively. As can be seen in Fig. 1, a thickera-Si:H layer
~3000 Å! causes a stronger reduction in the source-drain c
ductance ofa-Si:H TFTs at higher gate voltages, indicatin
that a thickera-Si:H layer introduces a higher device seri
resistance. However, for GFPa-Si:H TFTs, theG82(VGS8
2VT) characteristics are nominally independent ofa-Si:H
film thickness, indicating that the effect of TFT series res
tances has been excluded in this structure, which is con
tent with the simulated data.3
The G2VGS and G82VGS8 characteristics fora-Si:H
TFTs and GFPa-Si:H TFTs having different channel length
~L or L8! are shown in Fig. 2. Fora-Si:H TFTs in the linear
region, a lower conductance is observed for a shorter cha
FIG. 1. Sheet conductance vs effective gate voltage characteristics for
ventionala-Si:H TFT and GFPa-Si:H TFT structures having two differen
a-Si:H layer thicknesses. (W/L) for the conventionala-Si:H TFT and GFP
a-Si:H TFT are~56/16! and~100/20!, respectively.VT (1500 Å)'5.8 V and











length TFT. Again, this is due to the effect of source/dra
series resistances, which becomes stronger ina-Si:H TFTs
with shorter channel lengths.4 For GFPa-Si:H TFTs, no sub-
stantial channel length dependence is observed in theG8
2VGS8 characteristics. Figure 3 shows the evolution of t
field-effect mobilities and threshold voltages, extracted fro
Fig. 2, with channel lengths for both conventionala-Si:H
TFTs and GFPa-Si:H TFTs. As predicted by the numerica
simulation,3 no dependence on channel length is observed
GFPa-Si:H TFTs. Fora-Si:H TFTs, a strong dependence o
channel length is observed, where longer channel length
vices have higher extracted field-effect mobilities. This res
clearly illustrates that the GFPa-Si:H TFT structure can ef-
fectively eliminate the effect of series resistances and p
vide the intrinsic device properties.
The field-effect channel conductance activation ene
(EA) is associated with the position of the Fermi level (EF)
in a-Si:H that can be changed by gate biases. Its evolu
with VGS was used to calculate the density of states ina-Si:H
TFTs.5 Therefore, it is critical to know the exactEA values at
different gate biases. As shown above, the series resist
has a significant effect on the overall source-to-drain cond
tion characteristics, especially for shorter channel len
TFTs. It is expected, therefore, that series resistances
influence the determination ofEA values, and the extent o
that influence depends on thea-Si:H film thickness and the
channel length.6 Figure 4 shows the evolution ofEA with
n-FIG. 2. Sheet conductance vs effective gate voltage characteristics for
ventional a-Si:H TFT and GFPa-Si:H TFT structures having differen
channel lengths.a-Si:H anda-SiNx :H films are both about 3000 Å thick.
FIG. 3. Evolution of the field-effect mobility and threshold voltage as
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tures, wherea-Si:H thickness is 3000 Å. At a higher gat
bias ~VGS520 V!, the extractedEA values are 0.23, 0.19
0.14, and 0.10 eV fora-Si:H TFTs with channel lengths of 6
16, 36, and 96mm, respectively. ForVGS above the threshold
voltage,EA increases with increasingVGS for a short channe
length TFT (L56 mm), while it saturates at higherVGS for a
longer channel TFT (L596mm). This channel-length de
pendence ofEA is mainly due to the increasing influence
series resistances on TFT conduction characteristics with
creasing channel length and increasing gate voltage; va
tion of EA with L at VGS520 V is shown in the inset of Fig
FIG. 4. Evolution of the channel conductance activation energy as a f
tion of gate voltages for conventional-Si:H TFT and GFPa-Si:H TFT
structures. The channel length fora-Si:H TFTs is 6mm ~d!, 16mm ~m!, 36
mm ~.!, and 96mm ~l!; channel length for GFP TFTs is 10mm ~h!, 30
mm ~L!, and 96mm ~1!. Channel widths fora-Si:H TFT and GFP TFT are
60 and 100mm, respectively. Thickness ofa-Si:H layer is 3000 Å.EA at
VGS (or VGS8 )520 V as a function of channel length is shown in the inse-
ia-
4. On the other hand, for a GFPa-Si:H TFT with different
channel lengths~10, 30, and 90mm!, theEA value decreases
with increasing effective gate bias, which indicates thatEF
approaches the conduction band-edge as gate-bias incre
In addition,EA values extracted for GFP TFTs do not depe
on channel length~see inset of Fig. 4!. This observation is
consistent with theoretical calculation,3 since the effect of
source/drain series resistances have been excluded in
structure. Hence, theEA value obtained for GFPa-Si:H
TFTs represents the true intrinsicEA value that can be use
to characterize the quality ofa-Si:H TFT channel~including
the a-Si:H/a-SiNx :H interface!.
In this letter we have shown the experimental results
GFP a-Si:H TFTs that confirm our previous numeric
simulation3 indicating that GFPa-Si:H TFTs are immune to
the influence of source/drain series resistances. This w
clearly demonstrates that the GFPa-Si:H TFT structure is a
very useful tool for optimization and control of the intrins
performance ofa-Si:H TFTs during AMLCD fabrication.
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